As NAND flash market demand for larger capacity at low cost increases, the feature-size scaling and multi-level per bit have been developed. Hence, Triple Level Cell (3 bits per cell) is being intensively developed now. In this paper, we present newly adopted evaluation method of IPD layer and its characteristics in terms of charge trap, program saturation Vth and charge loss according to PV levels in TLC (Triple Level Cell) NAND flash.
Introduction
In order to achieve the larger capacity of NAND flash with low cost, the TLC is being developed since the introduction of MLC concept [1] . In TLC NAND Flash, the 8 levels of Vth should be placed, which makes the reliability widow narrow and also highest level should have more electrons than SLC and 2 bits per cell. Up to now the reliability has been studied in terms of tunnel oxide, however the IPD layer affects the reliability and saturation Vth due to high electric field in the 8 th level during programming operation. And also the ONO IPD layer has undesirable charge trap and migration in NAND flash. For this reason, in this paper we present new evaluation method. And through this method, it is confirmed that program stress mainly degrades the IPD layer, top oxide plays the important role in degradation and program saturation Vth is also determined by IPD layer.
Experiments and Results

EW -Retention Characteristics
The cell Vth shift in TLC NAND flash should be tightly controlled since it has more cell levels than MLC. However the higher programmed level means higher electric filed in ONO IPD layer in both program and retention situation. Fig.1 shows the E/W 1K + bake retention characteristics of TLC in various technologies. The smaller dimension, the larger Vth shift. Furthermore, as shown in Fig.2 , the technology shrinks, the immunity of charge loss becomes worsened.
C-V curve shift of IPD ONO during program stress The conventional DC I-V evaluation method for the IPD ONO layer of Fig.3 is shown in Fig.4 . In this method, it is difficult to represent leakage characteristics of IPD in low field and the degradation by short pulse stress used in programming and erasing. Therefore it is more essential to evaluate the trap amount and leakage level of IPD ONO layer in both program(11MV/cm) and retention mode(4 MV/cm). With the TCAD simulation result for program and retention mode shown in Fig.5 , we suggest the stress pulse for both program and erase, respectively in Fig.6 . Fig.7 shows the CV curve shift before and after stress pulse representing erase, program and E/W cycles. The significant CV reduction due to charge trap is detected only after program pulse stress. This shift in program stress is supported by energy band diagram in Fig.9 . In program bias condition, the trap energy levels of SiN for electron capturing is deeper, which makes it difficult for electron to move into C/G side and electrons to accumulate in SiN bottom side, meanwhile holes are injected from C/G through top oxide and migrate to F/G side by trap-detraping the shallower trap site, finally recombine with electrons injected from F/G near SiN bottom side [2] . In this process, the hole injection is limiting process since hole transport is more difficult than electron transport. So the characteristics of top oxide which determined the amount of injected holes is critical to the charge trap. These are supported by the of I-V curve of various top oxide thickness are shown in Fig.8 . In Fig.8 , the thicker top oxide has the lower leakage in same electric field. Fig.10 shows the C V curve comparison between plasma nitridation conditions followed by top oxide deposition. Lower nitridation condition with short plasma processing time has smaller CV shift due to improved top oxide quality. These improvements are confirmed by the main peak Vth shift after E/W 1K cycles + bake retention in Fig.11 . The lower nitridation condition has smaller Vth shift.
In addition to charge loss after bake, the top oxide quality affects the program saturation Vth. In top oxide with low plasma nitridation has higher Vth by reducing the leakage and trap amounts.
Conclusion
In this paper, the newly adopted dynamic read, interference cancellation, improved program/verification schemes are described for TLC operation. In terms of process conditions, uniformity in cell dimensions, cell doping concentration, mechanical stress in thin film and suppressing the mobile charges are discussed to control the tight Vth and reliability characteristics. 
